Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
sunmag
on May 1, 2017
|
parent
|
context
|
favorite
| on:
VHDL or Verilog?
Vhdl + vunit. HLS will (latency/bandwidth)-wise do equally good, provided you have some spare resources(large enough fpga).
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
